SIMPLE IS BETTER
(Move to ...)
About me
Twitter
Github
▼
Showing posts with label
exploits
.
Show all posts
Showing posts with label
exploits
.
Show all posts
Saturday, November 08, 2014
What does Transactional Synchronization Extensions (TSX) processor technology mean to vulnerability exploits (e.g. Brute Forcing)?
›
Intel Transactional Synchronization Extensions (TSX) was introduced since from Haswell processor with adding hardware transactional memory...
Thursday, October 16, 2014
Is this a good security design in Linux kernel? -- connections between thread_info and kernel stack
›
In Linux kernel, thread_info is a small CPU-specific data structure that stores some low-level task data for corresponding process, it also...
Friday, June 13, 2014
Exploit NULL pointer dereference bug (ARM and x86)
›
A NULL pointer dereference occurs when a pointer with the value of 0 (NULL) is assumed to be a valid memory location, and that pointer is t...
Tuesday, May 06, 2014
Introduction to Processor Hardware Security Features in x86 & ARM Architectures
›
x86 and ARM processors both provide many hardware enforced security features, e.g. NX (No-eXecute) for executable space protection , to help...
›
Home
View web version